Please use this identifier to cite or link to this item: http://library.ediindia.ac.in:8181/xmlui//handle/123456789/9722
Full metadata record
DC FieldValueLanguage
dc.contributor.authorPatel, Jinal-
dc.contributor.authorChaudhari, Vishnu-
dc.contributor.authorGaneshan, Navin-
dc.contributor.authorJoshi, H C-
dc.date.accessioned2019-11-21T16:21:05Z-
dc.date.available2019-11-21T16:21:05Z-
dc.date.issued2019-06-06-
dc.identifier.isbn9781786354273-
dc.identifier.urihttp://library.ediindia.ac.in:8181/xmlui//handle/123456789/9722-
dc.description.abstractFor fail-safe operation of any plant, machine, or scientific experiment, the real-time monitoring of every component is essentially critical. Lossless acquisition of raw data, signal processing, and data storage are the main electronic processes for the monitoring of machine. The recording and storage of fast events demand high speed embedded system with higher storage capacity and speed. The field programmable gate array (FPGA) is a reconfigurable processor available to work at high speed ~500 MHz with signal processing and computer interfacing features. The double data rate (DDR) memory is available with 1 G bits capacity and speed of ~500 Mbps. In this paper, we report the development of FPGA-based event recording system for monitoring of glass window fabricated for one of the vacuum chambers. The glass window may get damaged with time due to high power laser and surroundings. The FPGA and DDR memory based embedded systems perform routine checks on the glass window and provide the mechanism for on-board data storage and send status in real time to other sub-systems during false events for operating the machine interlock. Details of hardware architecture, software development, and results are presented in the paper. We believe that the developed work will be useful implications in many industrial and research applications.en_US
dc.language.isoenen_US
dc.publisherEmerald Group Publishingen_US
dc.subjectField programmable gate arrayen_US
dc.subjectDouble data rate -SDRAMen_US
dc.subjectEvent monitoringen_US
dc.subjectInterlocken_US
dc.subjectMachine visionen_US
dc.titleDevelopment of FPGA and DDR Memory Based Fast Event Recording and Data Storage System for Machine Vision Applicationsen_US
dc.typeArticleen_US
Appears in Collections:Design Thinking/Prototype Testing

Files in This Item:
File Description SizeFormat 
23.pdf
  Restricted Access
1.01 MBAdobe PDFView/Open Request a copy


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.